@misc{16761, author = {Ralf Kundel and Kadir Eryigit and Jonas Markussen and Carsten Griwodz and Osama Abboud and Rhaban Hark and Ralf Steinmetz}, editor = {Tee Teo and Abderazek Ben Abdallah}, title = {Host Bypassing: Direct Data Piping from the Network to the Hardware Accelerator}, abstract = {Computer networks have become very important and influential over the last years for many common services such as Internet connectivity as well as time-sensitive applications such as videotelephony. Furthermore, approaches like in-network computing enable the offloading of latency-critical and high-performance network functions into the network, e.g. 5G network functions, to enable such time-sensitive applications. In this work, we show how FPGAs in PCIe-based systems, which are typically used as hardware accelerators for latency-critical in-network functions, can be integrated into the data path. Our approach, named host bypassing, allows direct data transfer from the network interface to the accelerator and accomplishes substantial performance benefits over existing state-of-the-art approaches. Our detailed evaluation results demonstrate the possibility of achieving deterministic low latency while operating under heavy load without any packet loss. In addition, fewer CPU resources are required.}, year = {2021}, journal = {IEEE 14th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)}, pages = {23-30}, month = {12/2021}, publisher = {IEEE}, isbn = {978-1-6654-3860-5}, url = {https://ieeexplore.ieee.org/document/9691977}, doi = {10.1109/MCSoC51149.2021.00012}, }